Write-channel AXI fixes (Write-Back)

IObundle / iob-cache

Verilog Configurable Cache

MIT License

167 stars 32 forks source link

Closed joaovroque closed 3 years ago

joaovroque commented 3 years ago

tested and fpga implemented. Good to go. Write-back still needs fixes for flush/invalidation.