Jpnock / mips-verilog-cpu

A MIPS-I CPU implemented in SystemVerilog
3 stars 3 forks source link

test: Check that all registers are zero after reset #57

Closed Jpnock closed 2 years ago

Jpnock commented 2 years ago

What does this PR do?

Adds tests to,