Closed IveanEx closed 1 month ago
This PR does a slight modification on the logic to judge whether one instruction's address falls within cacheable region. This is designed for future chiplet configuration but will not impact the current tapeout.
This PR does a slight modification on the logic to judge whether one instruction's address falls within cacheable region. This is designed for future chiplet configuration but will not impact the current tapeout.