Closed KareemElnaghy closed 4 months ago
Output of each gate should be updated constantly with input values initially being logic 0 at t = 0
Redesigned function the writes the simulation files so that it displays the outputs of the circuit considering changes in the inputs of the circuit at specific timestamps.
Output of each gate should be updated constantly with input values initially being logic 0 at t = 0