search

Koheron / koheron-sdk

SDK for FPGA / Linux Instruments
https://www.koheron.com/software-development-kit/
Other
99 stars 40 forks source link

DAC sampling rate #574

Open Mohammed-678 opened 1 year ago

Mohammed-678 commented 1 year ago

Hi I tried to generate a signal at 62.5 MHz frequency and since the dac sampling rate is 250 MHz, I sent 4 samples (to devide the sampling frenquency by 4) on the DAC output I get 50 MHz signal rather than the 62.5 MHz expected. In the ZYNQ7 Processing System, I set my frequency to 250 MHz.

tvanderbruggen commented 1 year ago

Hi,

I suppose the signal is a sine wave. How do you measure the 50 MHz: on an oscilloscope or by FFT ? Because of the low number of samples per period, measurements vs time on a scope can be tricky ...

Mohammed-678 commented 1 year ago

Yeah the signal is a sine wave. I used them both and they both indicate 50 MHz, I am using the adc-dac-dma example.

Mohammed-678 commented 1 year ago

I took the adc-dac-dma block design and i removed the phaselock Block then I sent a sample every clock period (my signal contain 4 samples) to the dac0 input of the block adc-dac.

tvanderbruggen commented 1 year ago

I'm not sure to understand, unless I missed something, there is no phaselock block in the adc-dac-dma design ...