Lampro-Mellon LM-RISCV-DV issues

Lampro-Mellon / LM-RISCV-DV

An Open-Source Design and Verification Environment for RISC-V

Apache License 2.0

75 stars 26 forks source link

issues

Newest

Newest Most commented Recently updated Oldest Least commented Least recently updated

cannot use executable file as input to a link Traceback (most recent call last)

#102 AhmedAmrAbdellatif1 closed 4 months ago
3
Did you plan to used Force-riscv to generate random-instruction?

#101 MasterJerryZh opened 2 years ago
0
Update functional_coverage.md

#100 shahbazahmad-lm closed 3 years ago
0
Div/rem instruction handelling just before ecall

#99 saqibsaeed-lm opened 3 years ago
1
In-Fly cancellation of div/rem type instruction

#98 saqibsaeed-lm closed 3 years ago
0
riscv-compliance misaligned and Zifencei tests failed

#97 amnafayyaz28 opened 3 years ago
0
updated nb_postfix.py for failing load tests, updated compliance test…

#96 amnafayyaz28 closed 3 years ago
0
Generate Floating Point Tests

#95 amnafayyaz28 closed 3 years ago
1
Added updated lm_run.py with updated changes for pyflow, modified rtl…

#94 amnafayyaz28 closed 3 years ago
0
riscv-compliance failed tests

#93 najeebafzal-rs closed 3 years ago
2
riscv-compliance tests as directed tests

#92 najeebafzal-rs closed 3 years ago
0
Illegal values at "rd" in "trace_core.log"

#91 saqibsaeed-lm closed 3 years ago
2
Single tracer for Quasar

#90 saqibsaeed-lm opened 3 years ago
0
Quasar integration into lm-riscv-dv

#89 mmhus opened 3 years ago
7
Integration of Ibtida Core in LM-RISC-V-DV Environment

#88 haroon-shafique opened 3 years ago
1
Generate verilog for Ibtida Core

#87 haroon-shafique closed 3 years ago
1
Add support for different configurations which comes with SweRV

#86 haroon-shafique opened 3 years ago
0
Add a generic cpp testbench for all the E-cores enabling verilator in the lm-riscv-dv environment

#85 amnafayyaz28 opened 3 years ago
0
Generate more interest in this repo

#84 mmhus opened 3 years ago
0
Add riscv compliance to the repo

#83 mmhus closed 3 years ago
2
Add torture to the flow

#82 mmhus opened 3 years ago
2
enabled verilator added test_tb_top, filelist files, common defines, …

#81 amnafayyaz28 closed 3 years ago
0
Modified directory structure and support for E20 core

#80 saqibsaeed-lm closed 3 years ago
0
Updated directory structure and added E20 support for LM-RISCV-DV

#79 saqibsaeed-lm closed 3 years ago
0
Updated to latest commit of RV-DV

#78 behzadmehmood-lm closed 3 years ago
0
Added support for CSRs' tests for E21

#77 saqibsaeed-lm closed 3 years ago
0
Add linting support using Github Actions

#76 haroon-shafique opened 3 years ago
0
Extend Tracer for RV32A

#75 najeebafzal-rs opened 3 years ago
0
Generate customized tests

#74 najeebafzal-rs opened 3 years ago
0
Changes made for old and latest version of downloaded E21

#73 saqibsaeed-lm closed 3 years ago
0
Updated to latest commit of RV-DV

#72 behzadmehmood-lm closed 3 years ago
3
Add UVM based Testbench for Core Verification

#71 haroon-shafique opened 3 years ago
0
Add support for Python based flow of riscv-dv for generation of random assembly tests

#70 haroon-shafique opened 3 years ago
4
Enable Verilator in the RTL Simulation Flow for SweRV integration

#69 haroon-shafique closed 3 years ago
2
added support for load_store_instructuions in e21

#68 saqibsaeed-lm closed 3 years ago
0
Updated custom linker file option in lm_run.py and makefile for TEST=…

#67 amnafayyaz28 closed 3 years ago
1
ttest

#66 asifali-lm closed 3 years ago
0
Updated to latest commit of RVDV

#65 behzadmehmood-lm closed 3 years ago
0
Updated to RISCV-DV latest commit

#64 behzadmehmood-lm closed 3 years ago
0
Update README and comments with license

#63 haroon-shafique closed 3 years ago
0
run lm-riscv-dv with any other simulator except mentioned

#62 m-salman-afzal closed 3 years ago
2
Updated to RVDV latest commit

#61 behzadmehmood-lm closed 3 years ago
0
Remove branches on successful PR

#60 mmhus closed 3 years ago
1
Updated to latest commit of RV-DV

#59 behzadmehmood-lm closed 3 years ago
0
Updated to riscv-dv commit "3467c3777cb428b2e30b30b7f895a8fd73873d4f"

#58 behzadmehmood-lm closed 3 years ago
0
Fix no_iss and no_post_compare testlist knobs in the flow.

#57 haroon-shafique closed 4 years ago
1
Updated to RISC-V DV commit '39797b2f07784e775149a4f05c90fee2427124e5'

#56 behzadmehmood-lm closed 4 years ago
2
Add Youtube Playlist Link to README.md

#55 haroon-shafique closed 4 years ago
0
Update README.md with Youtube Playlist Link

#54 haroon-shafique closed 4 years ago
0
Update youtube video thumbnail in README.md

#53 haroon-shafique closed 4 years ago
0