search

LiamSkirrow / verilogtree

Print out the modular hierarchy of a Verilog design
MIT License
0 stars 0 forks source link

Optionally include instance name in tree output #20

Closed LiamSkirrow closed 1 year ago

LiamSkirrow commented 1 year ago

The tree output will always include the module name, but the instance name should be only optionally printed out.

Include inst names by default, but printing of them can be disabled with --no-inst-name