Print out all the --no-include modules at the end

LiamSkirrow / verilogtree

Print out the modular hierarchy of a Verilog design

MIT License

0 stars 0 forks source link

Closed LiamSkirrow closed 1 year ago

LiamSkirrow commented 1 year ago

Useful to clarify why a tree output may look different to what is expected.