LiamSkirrow / verilogtree

Print out the modular hierarchy of a Verilog design
MIT License
0 stars 0 forks source link

Create v0.1.0 tag #60

Open LiamSkirrow opened 10 months ago

LiamSkirrow commented 10 months ago

As well as tagging the commit to represent the definitive v0.1.0 release, I also need to: