issues
search
Linaro
/
vixl
AArch32 and AArch64 Runtime Code Generation Library
Other
126
stars
44
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
[aarch32] Apply veneers to out-of-range backwards conditional branches
#114
mmc28a
closed
2 weeks ago
0
Fix compilation of Simulator/Debugger with MSVC
#113
TheLastRar
closed
2 weeks ago
2
Improve irg test
#112
mmc28a
closed
2 months ago
0
Refactor fcvt tests
#111
mmc28a
closed
2 months ago
0
Replace rand48 with std::linear_congruential_engine in simulator
#110
TheLastRar
closed
2 months ago
5
fix: avoid template-id-cdtor warning with GCC 14
#109
Tachi107
closed
2 months ago
1
Support SM3 accelerating instructions
#108
mmc28a
closed
3 months ago
0
Support AES accelerating instructions
#107
mmc28a
closed
3 months ago
0
SVE2.1 support in the simulator
#106
Sonicadvance1
opened
3 months ago
0
Fix warnings with recent Python.
#105
jacobbramley
closed
4 months ago
0
Support SHA-512 accelerating instructions
#104
mmc28a
closed
4 months ago
0
Support SHA-2 accelerating instructions
#103
mmc28a
closed
4 months ago
0
Support SHA-1 accelerating instructions
#102
mmc28a
closed
4 months ago
0
Support SHA-3 accelerating instructions
#101
mmc28a
closed
4 months ago
0
[gcs] Support Guarded Control Stacks
#100
mmc28a
closed
4 months ago
0
Fix negation of immediates in ccmp, ccmn and neg
#99
mmc28a
closed
4 months ago
0
Fix disassembly of Neon FCM, RDM and dot product instructions
#98
mmc28a
closed
5 months ago
0
Fix zeroing part of SVE register for Neon instructions
#97
mmc28a
closed
5 months ago
0
Undefined behavior negating minimum int64_t value
#96
jandem
opened
5 months ago
3
Fix zeroing part of SVE register for Neon INS
#95
mmc28a
closed
5 months ago
0
Adv SIMD FCVTL doesn't clear upper bits in SVE-256 contexts
#94
lioncash
closed
2 months ago
4
Perform implicit checks on store instructions
#93
chris-jones-arm
closed
6 months ago
0
Check ld* functions for failure
#92
chris-jones-arm
closed
6 months ago
0
Support PMULL for 1Q destination vectors
#91
mmc28a
closed
8 months ago
0
Ensure the `threaded_tests` module can be imported safely
#90
planglois
closed
8 months ago
0
Fix some portability and build problems
#89
mmc28a
closed
8 months ago
0
may need `#pragma GCC optimize ("no-devirtualize")` before including headers to avoid undefined references
#88
Mis012
opened
9 months ago
2
Update clang tools to version 11+
#87
mmc28a
closed
9 months ago
0
Add support for implicit checks
#86
chris-jones-arm
closed
8 months ago
0
Update tools to python3
#85
snickolls-arm
closed
9 months ago
0
New release/tag
#84
scribam
closed
8 months ago
6
Update code coverage
#83
chris-jones-arm
closed
11 months ago
0
Update to C++17
#82
chris-jones-arm
closed
11 months ago
0
Add a debugger to VIXL simulator
#81
chris-jones-arm
closed
11 months ago
0
another test commit
#80
grubbymits
closed
9 months ago
1
test commit
#79
grubbymits
closed
1 year ago
1
Simulator AFP support: FPCR.NEP support
#78
Sonicadvance1
opened
1 year ago
1
Add branch interception to VIXL simulator
#77
chris-jones-arm
closed
1 year ago
0
Fixes post-index vector loadstore writeback in simulator.
#76
Sonicadvance1
closed
1 year ago
2
Simulator branch interception
#75
chris-jones-arm
closed
1 year ago
0
Improve SIMD & FP constant materialization
#74
akirilov-arm
closed
1 year ago
2
Update code coverage record
#73
mmc28a
closed
1 year ago
0
Update comment to match the macro name
#72
scribam
closed
1 year ago
1
Small optimisation for Assembler::Emit
#71
mmc28a
closed
1 year ago
0
Define PrintVector function only when necessary
#70
scribam
closed
1 year ago
2
Add support for CSSC instructions
#69
mmc28a
closed
1 year ago
0
Update instruction decoder
#68
mmc28a
closed
1 year ago
0
Update code coverage record
#67
mmc28a
closed
1 year ago
0
Fix BIC macro assembler definition to be non-commutative
#66
Richard-Neill
closed
1 year ago
1
Regression test for SVE loads/stores with sp base address
#65
mmc28a
closed
1 year ago
0
Next