LudwigCRON / reflow

Analog/Digital/Mixed Signal Simulation Flow
6 stars 0 forks source link

create a spice netlist and a symbol of digital bloc #1

Open LudwigCRON opened 4 years ago

LudwigCRON commented 4 years ago

From a verilog module: