Vertex Post-Processor top module

MH-Flight-Simulator-X / FPGA-src

The source files for the FPGA system, written in SystemVerilog

GNU Lesser General Public License v2.1

2 stars 0 forks source link

Closed MortenSorensenNOR closed 1 day ago

MortenSorensenNOR commented 1 month ago

Write a vertex post-processor top module.

The module should:

Instantiate multiple vertex post-processor cores for converting transformed vertices to NDC form.
Should output NDC vectors to a buffer for later assembly by the Primitives Assembler.