MasterPlayer / adxl345-sv

FPGA implemented component for realize register file in FPGA resources with request and sends data to ADXL345 device
MIT License
3 stars 0 forks source link

Need FSM correction #11

Closed MasterPlayer closed 2 years ago

MasterPlayer commented 2 years ago

Because Reading data [0x32..0x37] or reading INT_SOURCE[0x30] register makes clear the data

Interrupt can work only when hw device not request data.

Solution : After device configuration, we need disable request (reading data from device), but stay in ability to send the data independently of ENABLE signal in configuration register. And DISABLE in CTL reg not reset the internal device memory.

MasterPlayer commented 2 years ago

Also need check about AXI-Lite transactions may support WSTRB

MasterPlayer commented 2 years ago

image

uint8_t *device_ptr = 0x40040000; device_ptr[45] = 0x00;

It supported. We have ability work with 8-bit registers independently

MasterPlayer commented 2 years ago

now check ability sending data to device without requestion \

MasterPlayer commented 2 years ago

solved issue in version 1.3