MasterPlayer / adxl345-sv

FPGA implemented component for realize register file in FPGA resources with request and sends data to ADXL345 device
MIT License
3 stars 0 forks source link

update api and application for Zynq for requesting data in pool mode #18

Closed MasterPlayer closed 2 years ago