search

MasterPlayer / adxl345-sv

FPGA implemented component for realize register file in FPGA resources with request and sends data to ADXL345 device
MIT License
3 stars 0 forks source link

Add mechanism for output rules #54

Closed MasterPlayer closed 2 years ago

MasterPlayer commented 2 years ago

Output rules may be next : 1) X, Y, Z as int16 values, readed directly from device 2) X, Y, Z as float value, msmt in gravity values 3) roll & pitch values

add this functional for axi_adxl structure and realize changing procedure on API

MasterPlayer commented 2 years ago

This mode holded only on sw functional, hardware not changed