issues
search
MasterPlayer
/
adxl345-sv
FPGA implemented component for realize register file in FPGA resources with request and sends data to ADXL345 device
MIT License
3
stars
0
forks
source link
Fifo intr processing
#58
Closed
MasterPlayer
closed
1 year ago