Mellanox / mstflint

Mstflint - an open source version of MFT (Mellanox Firmware Tools)
Other
168 stars 90 forks source link

mlxreg --set arg doesn't work on bluefield-3 DPU #973

Closed hyeonyway closed 1 month ago

hyeonyway commented 2 months ago

As far as I know, the register value should change immediately after executing the --set command, but the value did not change. Please advise if I am doing something wrong.

root@localhost:/home/ubuntu# mlxreg -d /dev/mst/mt41692_pciconf0 --reg_id 0xc007 --reg_len 0x40 --indexes "0x0.0:32=0x80000000" --yes --set "0x4.0:32=0x1"
You are about to send access register id: 0xc007 with the following data:
Address    | Data
=======================
0x00000000 | 0x80000000
0x00000004 | 0x00000001
0x00000008 | 0x00000000
0x0000000c | 0x00000000
0x00000010 | 0x00000000
0x00000014 | 0x00000000
0x00000018 | 0x00000000
0x0000001c | 0x00000000
0x00000020 | 0x00000000
0x00000024 | 0x00000000
0x00000028 | 0x00000000
0x0000002c | 0x00000000
0x00000030 | 0x00000000
0x00000034 | 0x00000000
0x00000038 | 0x00000000
0x0000003c | 0x00000000
=======================

 Do you want to continue ? (y/n) [n] : y
 Sending access register...
root@localhost:/home/ubuntu# mlxreg -d /dev/mst/mt41692_pciconf0 --reg_id 0xc007 --reg_len 0x40 --indexes "0x0.0:32=0x80000000" --get
Sending access register...

Address    | Data
=======================
0x00000000 | 0x80000000
0x00000004 | 0x00000000
0x00000008 | 0x00000000
0x0000000c | 0x00000000
0x00000010 | 0x00000000
0x00000014 | 0x00000000
0x00000018 | 0x00000000
0x0000001c | 0x00000000
0x00000020 | 0x00000000
0x00000024 | 0x00000000
0x00000028 | 0x00000000
0x0000002c | 0x00000000
0x00000030 | 0x00000000
0x00000034 | 0x00000000
0x00000038 | 0x00000000
0x0000003c | 0x00000000
=======================

Bluefield-3 DPU [connectX-7] arm64 5.15.0-1042-bluefield

referenced : https://docs.nvidia.com/doca/sdk/nvidia+doca+virtual+functions+user+guide/index.html [Prerequisites] part 4 setting VFs trusted mode

ogalbxela commented 1 month ago

Mlxreg/mstreg both are using generic way of accessing a registers.

Please file a support case at https://www.nvidia.com/en-us/support/ regarding this matter.