search

MiSTeX-devel / MiSTeX-ports

FPGA board support and core ports for MiSTeX
BSD 3-Clause "New" or "Revised" License
46 stars 16 forks source link

No module named 'litedram' #2

Closed Chandler-Kluser closed 1 year ago

Chandler-Kluser commented 1 year ago

While running qmtech_xc7a100t_daughterboard.py script for my QMTech xc7a110t board, I have got:

MiSTeX-boards/mistex_boards   main  ./qmtech_xc7a100t_daughterboard.py
Traceback (most recent call last):
  File "/home/chandler/Documentos/MiSTeX-boards/mistex_boards/./qmtech_xc7a100t_daughterboard.py", line 30, in <module>
    from litedram.modules import MT41J128M16
ModuleNotFoundError: No module named 'litedram'

Procedure done:

System and Python Interpreter:

$ uname -r
6.3.7-arch1-1
$ python --version
Python 3.11.3

Packages used:

Chandler-Kluser commented 1 year ago

I forgot to import litedram module from @enjoydigital.

Procedure done:

Sorry for the issue open.

hansfbaier commented 1 year ago

You need to install litedram too. Best follow the install instructions on the litex github

Chandler-Kluser commented 1 year ago

Thanks for the quick reply @hansfbaier , I rushed so fast to run the script because I was too excited of my brand new QMTech xc7a100t board to try it on that I have forgot to watch that.

Chandler-Kluser commented 1 year ago

running the SMS MiSTeX core for qmtech_xc7a100t board, I have got:

$ ./mistex_boards/qmtech_xc7a100t_daughterboard.py SMS

******** source directory sys ********
 -> cores/Template/sys/alsa.sv
    cores/Template/sys/altera_pll_reconfig_core.v is excluded...
    cores/Template/sys/altera_pll_reconfig_top.v is excluded...
 -> cores/Template/sys/arcade_video.v
 -> cores/Template/sys/ascal.vhd
 -> cores/Template/sys/audio_out.v
 -> cores/Template/sys/ddr_svc.sv
 -> cores/Template/sys/f2sdram_safe_terminator.sv
 -> cores/Template/sys/gamma_corr.sv
    cores/Template/sys/hdmi_config.sv is excluded...
 -> cores/Template/sys/hps_interface.v
 -> cores/Template/sys/hps_io.sv
 -> cores/Template/sys/hq2x.sv
 -> cores/Template/sys/i2c.v
 -> cores/Template/sys/i2s.v
 -> cores/Template/sys/iir_filter.v
 -> cores/Template/sys/ltc2308.sv
 -> cores/Template/sys/math.sv
 -> cores/Template/sys/mcp23009.sv
 -> cores/Template/sys/mt32pi.sv
 -> cores/Template/sys/osd.v
 -> cores/Template/sys/pll_audio.v
    cores/Template/sys/pll_audio_0002-xilinx7.v is excluded...
    cores/Template/sys/pll_audio_0002.v is excluded...
    cores/Template/sys/pll_cfg.v is excluded...
 -> cores/Template/sys/pll_hdmi.v
 -> cores/Template/sys/pll_hdmi_0002-xilinx7.v
    cores/Template/sys/pll_hdmi_0002.v is excluded...
    cores/Template/sys/pll_hdmi_adj.vhd is excluded...
 -> cores/Template/sys/scandoubler.v
 -> cores/Template/sys/scanlines.v
 -> cores/Template/sys/sd_card.sv
 -> cores/Template/sys/shadowmask.sv
 -> cores/Template/sys/sigma_delta_dac.v
 -> cores/Template/sys/spdif.v
 -> cores/Template/sys/spi-master.v
 -> cores/Template/sys/spi-slave.v
    cores/Template/sys/sys_top.sdc is excluded...
 -> cores/Template/sys/sys_top.v
 -> cores/Template/sys/sysmem.sv
    cores/Template/sys/top_crg.v is excluded...
 -> cores/Template/sys/vga_out.sv
 -> cores/Template/sys/video_cleaner.sv
 -> cores/Template/sys/video_freak.sv
 -> cores/Template/sys/video_freezer.sv
 -> cores/Template/sys/video_mixer.sv
 -> cores/Template/sys/yc_out.sv

******** source directory rtl ********
 -> cores/SMS/rtl/AudioMix.vhd
 -> cores/SMS/rtl/MC8123.v
 -> cores/SMS/rtl/SEGASYS1_PRGDEC.v
 -> cores/SMS/rtl/cheatcodes.sv
 -> cores/SMS/rtl/compressor.sv
 -> cores/SMS/rtl/dpram.vhd
 -> cores/SMS/rtl/hybrid_pwm_sd.v
 -> cores/SMS/rtl/io.vhd
 -> cores/SMS/rtl/lightgun.sv
    cores/SMS/rtl/mboot.mif is excluded...
 -> cores/SMS/rtl/parts.v
 -> cores/SMS/rtl/pll.v
    cores/SMS/rtl/pll_0002.v is excluded...
 -> cores/SMS/rtl/sdram.sv
 -> cores/SMS/rtl/spram.vhd
 -> cores/SMS/rtl/sprom.vhd
 -> cores/SMS/rtl/system.vhd
 -> cores/SMS/rtl/vdp.vhd
 -> cores/SMS/rtl/vdp_background.vhd
 -> cores/SMS/rtl/vdp_cram.vhd
 -> cores/SMS/rtl/vdp_main.vhd
 -> cores/SMS/rtl/vdp_sprite_shifter.vhd
 -> cores/SMS/rtl/vdp_sprites.vhd
 -> cores/SMS/rtl/video.vhd

******** source directory rtl/T80 ********
 -> cores/SMS/rtl/T80/T80.vhd
 -> cores/SMS/rtl/T80/T80_ALU.vhd
 -> cores/SMS/rtl/T80/T80_MCode.vhd
 -> cores/SMS/rtl/T80/T80_Reg.vhd
 -> cores/SMS/rtl/T80/T80pa.vhd
 -> cores/SMS/rtl/T80/T80s.vhd

******** source directory rtl/VM2413 ********
 -> cores/SMS/rtl/VM2413/attacktable.vhd
 -> cores/SMS/rtl/VM2413/controller.vhd
 -> cores/SMS/rtl/VM2413/envelopegenerator.vhd
 -> cores/SMS/rtl/VM2413/envelopememory.vhd
 -> cores/SMS/rtl/VM2413/feedbackmemory.vhd
 -> cores/SMS/rtl/VM2413/lineartable.vhd
 -> cores/SMS/rtl/VM2413/operator.vhd
 -> cores/SMS/rtl/VM2413/opll.vhd
 -> cores/SMS/rtl/VM2413/outputgenerator.vhd
 -> cores/SMS/rtl/VM2413/outputmemory.vhd
 -> cores/SMS/rtl/VM2413/phasegenerator.vhd
 -> cores/SMS/rtl/VM2413/phasememory.vhd
 -> cores/SMS/rtl/VM2413/registermemory.vhd
 -> cores/SMS/rtl/VM2413/sinetable.vhd
 -> cores/SMS/rtl/VM2413/slotcounter.vhd
 -> cores/SMS/rtl/VM2413/temporalmixer.vhd
 -> cores/SMS/rtl/VM2413/vm2413.vhd
 -> cores/SMS/rtl/VM2413/voicememory.vhd
 -> cores/SMS/rtl/VM2413/voicerom.vhd

******** source directory rtl/jt89 ********
 -> cores/SMS/rtl/jt89/jt89.v
 -> cores/SMS/rtl/jt89/jt89.vhd
 -> cores/SMS/rtl/jt89/jt89_mixer.v
 -> cores/SMS/rtl/jt89/jt89_noise.v
 -> cores/SMS/rtl/jt89/jt89_tone.v
 -> cores/SMS/rtl/jt89/jt89_vol.v

******** source files ********

******** board specific sources ********
 -> cores/SMS/rtl/pll_0002-xilinx7.v
 -> cores/Template/sys/pll_audio_0002-xilinx7.v

Generating cores/SMS/build_id.vh..

Adding main file cores/SMS/SMS.sv

Traceback (most recent call last):
  File "/home/chandler/Documentos/MiSTeX-boards/./mistex_boards/qmtech_xc7a100t_daughterboard.py", line 430, in <module>
    handle_main(main)
  File "/home/chandler/Documentos/MiSTeX-boards/mistex_boards/util.py", line 81, in handle_main
    main(core=sys.argv[1])
  File "/home/chandler/Documentos/MiSTeX-boards/./mistex_boards/qmtech_xc7a100t_daughterboard.py", line 413, in main
    build_dir = get_build_dir(core)
                ^^^^^^^^^^^^^^^^^^^
  File "/home/chandler/Documentos/MiSTeX-boards/mistex_boards/util.py", line 84, in get_build_dir
    return os.path.join("build", sys.argv[0].split('.')[0].split('/')[1], core)
                                 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^^^
IndexError: list index out of range

can you help me what is going on, please @hansfbaier ? Thanks in advance!!

Chandler-Kluser commented 1 year ago

Fixed the issue by replacing:

def get_build_dir(core):
    return os.path.join("build", sys.argv[0].split('.')[0].split('/')[1], core)

for:

def get_build_dir(core):
    return os.path.join("build", sys.argv[0].split('.')[0], core)