search

MiSTer-devel / C128_MiSTer

https://misterfpga.org
41 stars 8 forks source link

Multi Screen #18

Open eriks5 opened 1 year ago

eriks5 commented 1 year ago

Discussed in https://github.com/eriks5/C128_MiSTer/discussions/17

Originally posted by **trbocode** February 22, 2023 I wondered about the possibility of multi screen in the core, mainly because its implemented in another core, the GBA2P. I checked how its done over there, and its by cropping a large DRAM framebuffer that includes both video outputs - By telling the image is small on one side, and feeding the scaler the other side of it. I am not too versed in FPGA development, so I don't know if its suitable here.
eriks5 commented 1 year ago

I already thought about this a bit, but side-by-side screens is probably very difficult to achieve. The VIC's timing and video resolution is fixed, but the VDC's is programmable, it can produce all sorts of video resolutions and signal timings. The VIC and VDC are impossible to get in sync.

Maybe it's possible by having separate scalers for the VIC and VDC and combining the output of the scalers, but that's beyond my understanding.