The code and tests for the RISCV-32I compatible core for the NYU Processor Design VIP team.
Creative Commons Zero v1.0 Universal
2
stars
12
forks
source link
module(L1_Data_cache): Added data_mode input and functionality #155
Closed
ShinyMiraidon closed 4 months ago
Updated the L1 Cache to allow for three writing modes, bites, halfs, and words