The code and tests for the RISCV-32I compatible core for the NYU Processor Design VIP team.
Creative Commons Zero v1.0 Universal
2
stars
11
forks
source link
(Docs): Fix Hex Formatting in Module related Docs #168
Open
ShinyMiraidon opened 6 months ago
Use the SystemVerilog hex format