search

Nripench / VSD_5_DAYS_TCL_WORKSHOP

0 stars 0 forks source link

Verilog files not available #2

Open Geetima2021 opened 11 months ago

Geetima2021 commented 11 months ago

Without all the necessary input files it is not possible to use or check the codes of your repository. Please upload the same.

Nripench commented 11 months ago

Hi geetima Are you able to execute the script now