Open Rafayelyan opened 5 months ago
module and_gate ( input a, input b, output out ); assign out = a & b;
endmodule
module and_gate ( input a, input b, output out ); assign out = a & b;
endmodule