search

Origen-SDK / origen_sim

Plugin to enable Origen patterns to be run in a dynamic Verilog simulation
MIT License
1 stars 4 forks source link

Misc patches #43

Closed ginty closed 4 years ago

ginty commented 5 years ago

Fixes some bugs when a custom name is given to the top-level testbench.

Added better handling for when an X finds its way into a register sync operation.