POETSII / tinsel

Manythread RISC-V overlay for FPGA clusters
Other
35 stars 1 forks source link

Resolve performance regression #93

Closed mn416 closed 4 years ago

mn416 commented 4 years ago

Allow full-throughput of RAM requests from the caches again. Silly oversight.

Also: throttle RAM requests from the ProgRouter for fairness. Not clear how important this is, but the ProgRouter uses bursts so (without throttling) would be able to get more bandwidth than the caches.