search

PetteriAimonen / dso-quad-usb-analyzer

USB Full-Speed (12Mbps) protocol analyzer for the DSO Quad
21 stars 6 forks source link

Problem on HW 2.81 #2

Open AxelWal opened 9 years ago

AxelWal commented 9 years ago

Data that is logged is always FF. Is somebody there that can create an fpga file for the Hardware Revision 2.81 ?

PetteriAimonen commented 9 years ago

Is there someone who knows even what FPGA is on the 2.81?

AxelWal commented 9 years ago

ICE40HX4K CB132

PetteriAimonen commented 9 years ago

Thanks for that info atleast. It is the first confirmation that they have indeed changed the FPGA model.

So it will boil down to:

  1. Find schematics for 2.81 to get the new pin mappings. Ideally the original FPGA source code also.
  2. Recompile the vhdl for ICE40, should be quite straighforward.
  3. Check if the fpga loading code needs some adjustments.

I don't have the hardware so I'm unable to do that.

AxelWal commented 9 years ago

I tried to Synthese the VHDL Code with new FPGA Settings and the result was this error: @E: MF274 :"d:\dso-quad-usb-analyzer-master\fpga\fpga_top.vhdl":5:7:5:14|The number of registers used to synthesize RAMs in 'view:work.fpga_top(rtl)' (6402) is larger than the total number of registers available on the chip ice40hx4kcb132 (3520).

The Schematic for Hardware 2.81 i didn't found in the Web. Also it was not possible to Buy an old Hardware Revision.

PetteriAimonen commented 9 years ago

For some reason it is trying to synthetize RAM as registers instead of using the RAM blocks. The new ice40 has more RAM than the original ice65, so there is just some reason why the synthetizer is not recognizing the instantation. Looking into the differences of the ram blocks in ice65 vs. ice40 may give some clues.

As for the schematic, yes, it is unfortunate that the new versions of DSO Quad are closed-source and nothing has been released. The sellers only give data relating to the old version, even if they sell new ones.

AxelWal commented 9 years ago

For testing, i reduced the buffer size to 2048 then is synthese possible, but the pin configuration is different.

ddm commented 7 years ago

Information about 2.81 is now available on the minidso forums:

The FPGA should be compatible with the icestorm toolsuite.

msp8051 commented 6 years ago

Can anyone please share the installer for the Icecube2 2011.12 ? (this version to compile the ICE65L04 device is no longer avaiable at Latticesemi)

thank you

PetteriAimonen commented 6 years ago

http://jpa.kapsi.fi/stuff/other/iCEcube2_2011_06SP2_lin.tar.gz http://jpa.kapsi.fi/stuff/other/iCEcube2_2011_12_Win.zip