Closed marshmellow42 closed 9 years ago
Anything else we want included in 2.0.0-final?
I have another FPGA bugfix in hi_iso14443.v in testing and will commit on Monday morning. Together with @marshmellow42's last fixes this should go into 2.0.0-final. And I might commit the fix for issue #73 on Monday evening...
Couldn't continue with testing yesterday. @holiman: up to you to decide when you want to do the "final" tagging. I personally don't care if these fixes go to 2.0.0.-final or the next release. I am quite sure that these won't be the last fixes anyway...
Pushed two commits.
I've been testing the LF sim functions to see why they are so erratic as to their functionality. I believe it comes down to the use of the clock in SimulateTagLowFrequency. could someone explain what GPIO_SSC_CLK measures?
let me illustrate the issue: a standard HID FSK2a tag should have waves 10 samples and 8 samples long depending on whether it is bit 1 or bit 0. so digitally it should be 1111100000 and 11110000.
if this is sent through the SimulateTagLowFrequncy the output has 2 errors.
img1: bad timing:![fsk-sim-bad timing](https://cloud.githubusercontent.com/assets/9687156/6419550/2a65544a-be8c-11e4-82e8-b9ffa310a5d0.JPG)
img2: bad transition:![fsk-sim-bad bit transition](https://cloud.githubusercontent.com/assets/9687156/6419557/357e32c0-be8c-11e4-96bd-1d9095f39548.JPG)
any thoughts?
I can get ASK clocks of 32 or greater to work fine but the lower the clock the worse this affects things.