How come there are many Verilog files with 1 length?

[raghu1996]

Modules contained within these files are flattened along with other modules. Looks like some unwanted files got pushed to git. We are checking on it.