search

PyHDI / Pyverilog

Python-based Hardware Design Processing Toolkit for Verilog HDL
Apache License 2.0
619 stars 173 forks source link

Specify statements #115

Open lilasrahis opened 1 year ago

lilasrahis commented 1 year ago

I have some Specify statements in my Verilog code. It seems that Pyverilog cannot parse such statements?