search

PyHDI / Pyverilog

Python-based Hardware Design Processing Toolkit for Verilog HDL
Apache License 2.0
619 stars 173 forks source link

Slow dataflow analysis #12

Open shtaxxx opened 9 years ago

yushi96 commented 5 years ago

hi，i use dataflow analysis analyze AES design, it had spent one day.now, it still running. i want to know why?

shtaxxx commented 5 years ago

I think it's because the current dataflow analyzer does not use memorization.

yushi96 commented 5 years ago

Thanks for your reply . so, if I have enough time and LINUX platform has enough memory, no matter how large design always can analyze? such as : c8051

shtaxxx commented 5 years ago

I think the current analyzer does not handle a realistic size of hardware. I think it should be accelerated, but I don't have enough time for this :(

yushi96 commented 5 years ago

I want to extract dataflow from the verilog design (uart,AES,c8051). But I can't write the verilog compiler front end. so , I read your paper and find pyverilog. about my mission, can you give me some suggestion? thank you very much!

jainpranav1 commented 1 year ago

It would be really helpful if the dataflow analyzer could be sped up.