search

RAPcores / rapcores

Robotic Application Processor
http://rapcores.org/rapcores/
ISC License
24 stars 6 forks source link

WIP: SPI Transfer Improvements #226

Open sjkelly opened 3 years ago

sjkelly commented 3 years ago

This makes several improvements to the SPI Bus. The result is that SCK frequency may now be 1/4 the base clock rather than 1/8. This is accomplished by removing the cycle delay in multi-byte word handling through pipelining. There are also some improvements to the idioms used. We do not need to explicitly tribuf the SPI SCK/CS lines and synchronize. We use the implicit Verilog idioms for this, which makes it a little bit easier to read. Utilization and clock frequency is around the same +/- 0.5% or so.

sjkelly commented 3 years ago

The output channel also needs a pipelined endian swap path.