Open milannedic opened 2 months ago
https://github.com/RHSResearchLLC/NiteFury-and-LiteFury/issues/56
I now see the same topic listed under Closed issues. Unfortunately, poster doesnt remember how exactly this issue was solved. So, someone please share their ideas. Big thanks
Hello,
Ubuntu 20.04.x + Vivado 2022.1 user here (same result on Vivado 2023.1 as well) I recently bought Nitefury board and I am having problems regenerating bitstream from sample project from this repo.
Does anyone have an idea how to get over this? How can I add additional constraints to solve this? Here is the location of mentioned ports:
Clock comes from MIG
Existing constraints are default constraints from this repo, no changes. https://github.com/RHSResearchLLC/NiteFury-and-LiteFury/tree/master/Sample-Projects/Project-0/FPGA/common/Constraints
Thank you for your help.