Adding an AXI port along with an Engineering Sample part support + minor readme change - Githubissues

RISCV-on-Microsemi-FPGA / PolarFire-Eval-Kit

PolarFire-Eval-Kit

3 stars 6 forks source link

Adding an AXI port along with an Engineering Sample part support + minor readme change #7

Closed seb-slowik closed 5 years ago