search

RadioactiveScandium / Digital-Logic-Design

Digital logic implementation and verification through Verilog/SV
0 stars 0 forks source link

Clock Dividers #2

Closed RadioactiveScandium closed 4 months ago

RadioactiveScandium commented 4 months ago

Add the code and tb for clock dividers

RadioactiveScandium commented 4 months ago

Added the collaterals - closing this issue