Add code/TB for Round Robin Arbiters

RadioactiveScandium / Digital-Logic-Design

Digital logic implementation and verification through Verilog/SV

0 stars 0 forks source link

Closed RadioactiveScandium closed 3 months ago

RadioactiveScandium commented 3 months ago

Refer the directory for Fixed Priority Arbiter and follow suit.

RadioactiveScandium commented 3 months ago

Untested code pushed into the placeholder. Verify the design.

RadioactiveScandium commented 3 months ago

Verified code and testbench pushed into the repo. Closing this issue