Open TheThomix opened 5 years ago
Like "end loop;" the "end block;" statement is valid. This is highlighted as a syntax error but correct according to the VHDL standard.
Like "end loop;" the "end block;" statement is valid. This is highlighted as a syntax error but correct according to the VHDL standard.