Dev/v1.2 - Githubissues

RoaLogic / RV12

RISC-V CPU Core

Other

280 stars 50 forks source link

Closed sphardy closed 6 years ago

sphardy commented 6 years ago

Remove README Reference to Wishbone Interface as not yet fully implemented Include VIM Swap File fix request