Closed yrabbit closed 4 years ago
How to conditionally exclude the formal verification constructions? In verilog I do:
`ifdef FORMAL ... `endif
You could add an argument to main and then use an if.
How to conditionally exclude the formal verification constructions? In verilog I do: