SI-RISCV / e200_opensource

Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
https://github.com/riscv-mcu/e203_hbirdv2
Apache License 2.0
2.6k stars 1k forks source link

Verilator testbench for ISA tests #8

Open brabect1 opened 6 years ago

brabect1 commented 6 years ago

This pull requests adds a testbench and Makefile to run ISA tests against RTL with Verilator.

There are minor changes in RTL to make it work with Verilator. Minor changes also made in fpga and SDK Makefiles (these are not needed for the Verilator testbech).