SauravMaheshkar / verilog-template

❄️ Template for Verilog Projects using iverilog and gtkwave (nix devShell supported)
MIT License
1 stars 0 forks source link

feat: update `Makefile` #1

Closed SauravMaheshkar closed 11 months ago

SauravMaheshkar commented 11 months ago

Update Makefile to allow for better automation.

Full Credits to https://github.com/pwmarcz/fpga-tools/blob/master/fpga.mk