Open msl-phd opened 2 days ago
Welcome, new contributor!
Thank you for uploading your design.
If you have not already checked it, please run the SiEPIC Functional Verification in KLayout, using the menu SiEPIC-Verification-Functional Layout Check (V).
You may continue making updates to your design, or even contributing additonal designs (using a separate file name), until the tape-out deadline.
I think the error is the GCs issue that we also discussed in the q&a
I believe we discussed a 410x1000 floor plan in the q&a last week.--let me know if I need to change it back.
This design is to compare RRs of the same length with different coupling lengths (0 vs. 85um).