Closed mustafacc closed 6 days ago
The design is on Layer 1/5. Could you move to 4/0?
Also we may want to put the origin in the middle, like ANT requests.
also, please remove the FloorPlan box (the one that covers the entire chip), since I will use that to check for overlaps with other Floorplans before placing the cell.
I remap the layers to 4/0 in the EBeam_merge.py script.
Welcome, new contributor!
Thank you for uploading your design.
If you have not already checked it, please run the SiEPIC Functional Verification in KLayout, using the menu SiEPIC-Verification-Functional Layout Check (V).
You may continue making updates to your design, or even contributing additonal designs (using a separate file name), until the tape-out deadline.