SiEPIC / openEBL-2024-10-SiN

Submission for fabrication of silicon photonics for the openEBL Silicon Nitride run, siepic.ca/openebl
MIT License
1 stars 11 forks source link

update framework with edge coupled SiN PCM #8

Closed mustafacc closed 6 days ago

github-actions[bot] commented 6 days ago

Welcome, new contributor!

Thank you for uploading your design.

If you have not already checked it, please run the SiEPIC Functional Verification in KLayout, using the menu SiEPIC-Verification-Functional Layout Check (V).

You may continue making updates to your design, or even contributing additonal designs (using a separate file name), until the tape-out deadline.

lukasc-ubc commented 6 days ago

The design is on Layer 1/5. Could you move to 4/0?

image
lukasc-ubc commented 6 days ago

Also we may want to put the origin in the middle, like ANT requests.

lukasc-ubc commented 6 days ago

also, please remove the FloorPlan box (the one that covers the entire chip), since I will use that to check for overlaps with other Floorplans before placing the cell.

lukasc-ubc commented 6 days ago

I remap the layers to 4/0 in the EBeam_merge.py script.