issues
search
SpinalHDL
/
SaxonSoc
SoC based on VexRiscv and ICE40 UP5K
MIT License
151
stars
40
forks
source link
Drivers update
#39
Closed
roman3017
closed
4 years ago
roman3017
commented
4 years ago
add uart_writeHex
call sdram_mem_init when parameters change in ddr calibration