Add note about Verilator without GDB+OpenOCD - Githubissues

SpinalHDL / VexRiscv

A FPGA friendly 32 bit RISC-V CPU implementation

MIT License

2.52k stars 420 forks source link

Add note about Verilator without GDB+OpenOCD #375

Closed widlarizer closed 1 year ago