issues
search
SpinalHDL
/
VexRiscv
A FPGA friendly 32 bit RISC-V CPU implementation
MIT License
2.52k
stars
420
forks
source link
Improved the paragraph about available configurations.
#394
Closed
PythonLinks
closed
9 months ago
Dolu1990
commented
9 months ago
Thanks :)
Thanks :)