default bus doesn't expose write mask

SpinalHDL / VexRiscv

A FPGA friendly 32 bit RISC-V CPU implementation

MIT License

2.52k stars 420 forks source link

Closed MrJake222 closed 6 months ago

MrJake222 commented 6 months ago

Write mask is not visible outside of the core when using default bus