Open sgherbst opened 4 years ago
Since en_v2t is on the JTAG test clock, we need to make sure that it is synchronized in ADC slice 0.
en_v2t
Since
en_v2tis on the JTAG test clock, we need to make sure that it is synchronized in ADC slice 0.