search

The-OpenROAD-Project / OpenLane

OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
https://openlane.readthedocs.io/
Apache License 2.0
1.36k stars 376 forks source link

Clock Network Delay is 0.0 in timing reports after CTS #2120

Closed Jaswanth-Pappula closed 3 months ago

Jaswanth-Pappula commented 7 months ago

Clock Network Delay is showing as 0.00 in timing reports of Max and Min after CTS step even though CTS routing is completed.

You can find it in the image attached below.

Picture1

Can someone help me in resolving this issue.

maliberty commented 7 months ago

Most likely you need set_propagated_clock [all_clocks]

Jaswanth-Pappula commented 7 months ago

Most likely you need set_propagated_clock [all_clocks]

set_propagated_clock [get_clocks {Clk}] is generated in the cts.sdc file inside results section of the design but nor replicated in the min, max or nominal timing reports and it is just showing ideal.

so, is there any other way to do it instead of using set_propagated_clock [all_clocks].

image
donn commented 3 months ago

Should be fixed by now.

Jaswanth-Pappula commented 3 months ago

Should be fixed by now.

Yes, the problem is fixed. Thanks for the reply