search

The-OpenROAD-Project / megaboom

BSD 3-Clause "New" or "Revised" License
12 stars 3 forks source link

abstracts: create mock SRAMs after CTS #37

Closed oharboe closed 2 months ago

oharboe commented 2 months ago

mock SRAMs after floorplan have pathological timing

This should fix the pathological slack seen here in the clock tree. The macros is the right branch of the clock tree and the clock tree should end roughly horizontal for all elements(as little slack as possible):

image

oharboe commented 2 months ago

@maliberty @tspyrou @lpawelcz Much better:

image

oharboe commented 2 months ago

While the fMax is not impressive, it is in the expected range at this point, 7000ps.

mpl2 doesn't work with flattening in yosys.

The MegaBoom design requires flattening, register retiming & cloning, after which it can get to just under 1000ps at 28nm:

image