Is it possible to support the completion of verilog and sv's keywords?

[TheClams]

You are free to add any completion you want. If you open package settings, systemVerilog setting you can simply copy the deafult sv.comletion.core and modify/add any keyword you want. The list is minal by defazult to avoid crowding the completion.